

PATENTREMARKS

Claims 1-27 are currently pending in which claims 1-8 are allowed. In the Office Action, claims 9, 17, 19, 20 and 24-27 were rejected under 35 U.S.C. §102(b) as being anticipated by US Pat. No. 6,037,811 to Ozguc (hereinafter "Ozguc"), and claims 10 and 11 were rejected under 35 U.S.C. §103(a) as being unpatentable over Ozguc in view of US Pat. No. 6,731,151 to Doutreloigne (hereinafter "Doutreloigne").

Claims 12-16, 18, and 21-23 were objected to as being dependent upon a rejected base claim but were otherwise considered allowable.

Applicant respectfully traverses the §102(b) rejection of claims 9, 17, 19, 20 and 24-27 as being anticipated by Ozguc.

Preliminarily, Applicant deems it expedient to contrast the current-controlled output buffer of Ozguc with Applicant's illustrated embodiment, which is intended as an embodiment of the invention only and not intended to limit Applicant's invention as recited in the claims, and. With reference to FIG. 2 of Applicant's disclosure, the tri-level pulse translator 107 generates multi-level current pulses IA and IB. The current pulse IA is mirrored and amplified by current mirrors 203 and 205 to sink current from the gate of QN to turn it fully off. The current pulse IA is mirrored and amplified by current mirrors 203 and 207 to sink current from the gate of QP to turn it fully on. The current pulse IB is mirrored and amplified by current mirror 209 to source current to the gate of QN to turn it fully on. The current pulse IB is mirrored and amplified by current mirror 209 to source current to the gate of QP to turn it fully off. In this manner, current pulse IA turns QP fully on and QN fully off to cause QP to pull the PGATE node high to PVCC. And

PATENT

current pulse IB turns QP fully off and QN fully on to cause QN to pull the PGATE node low to PGND. In this manner, the multi-level current pulses are provided to the gates of the P and N channel devices to switch the devices from one state to another.

In FIG. 1 of Ozguc, the control circuit 110 receives a CONTROL signal and in response, controls either I1 to produce a charging current Ichg sourced to OUT, or I2 to produce a discharging current Idis sunk from OUT. MP1 is turned on and off separately by switch 128 and MN1 is turned on and off separately by switch 158. FIG. 2 of Ozguc works in substantially the same manner. In summary, the currents I1 and I2 are NOT intended to turn on and off MP1 or MN1, respectively; instead, these currents are controlled and mirrored to control the output charging and discharging currents.

Applicant respectfully submits that Ozguc does not show a multi-level current pulse generator that provides a multi-level current pulse to gates of P-channel and N-channel devices *sufficient to switch the devices* while minimizing average power dissipation as recited in claim 9. Contrary to that stated in the Office Action, the variable currents I1 and I2 are NOT sufficient to switch MP1 and MP2. Instead, as clearly shown and described in Ozguc, separate switches are used to turn on and off the transistors MP1 and MP2. As shown in FIG. 1 of Ozguc, separate switches 128 and 158 controlled by a separate SIGNAL are used to turn on and off the transistors MP1 and MP2. This is described by Ozguc on col. 2, lines 21-23, which states “[a]n input signal 101 controls switches 128 and 158 to alternately activate the charging and discharging transistors MP1 and MN1.” Once MP1 is activated by switch 128, “[t]he first reference current I1 is mirrored to a charging transistor MP1 to supply a charging current Ichg to the OUT terminal.” And the discharging circuit 150 operates in a similar manner (Ozguc col. 2, line

PATENT

15). Once MN1 is activated by SIGNAL controlling switch 158, "[t]he second reference current I2 is mirrored to a discharging transistor MN1 to sink (remove) a discharging current Idis from the load 160 coupled to OUT terminal" (Ozguc col. 2, lines 18-20).

The same is true for the current-controlled output buffer implementation shown in FIG. 2 of Ozguc. In that case, the adjustable current sources 222 and 252 of Ozguc do NOT operate to switch the transistors MP1 and MN1. Instead, SIGNAL is provided directly to the gate of the PMOS transistor 228 to turn on and off the transistor MP1, and SIGNAL controls activation of transistor 206a, which controls activation of transistors 204b and 206b, which control activation of transistor 258, which turns on and off transistor MN1. (Note that when SIGNAL is pulled high, transistor 206a is turned on, which pulls the gate of 204b low to turn it on, which pulls the gate of transistor 258 high to turn it on, which grounds the gate of MN1 to turn it off.) In Ozguc's configuration, the current I1 is not used to turn on or off MP1, but instead the current I1 is mirrored as current Ich through the source/drain current path of MP1. As described in Ozguc, "[a] current Ichg in the amount of $K \cdot I1$ is supplied to the output terminal via charging transistor MP1, where K (e.g., 64) is the ratio between the gates sizes of MP1 and the cascode configuration of the current source 224" (Ozguc, col. 3, line 67 to col. 4, line 3). And similarly, "a current Idis in the amount of $K \cdot I2$ is sunk from the output terminal via discharging transistor MN1, where K (e.g., 64) is the ratio between the gate sized of MN1 and the cascode configuration of the current source 254" (Ozguc, col. 3, lines 33-36).

In summary, and contrary to that stated in the Office Action, the variable currents I1 and I2 are NOT sufficient to switch the P and N channel devices MP1, MN1 on and

PATENT

off, but rather these currents are mirrored through the MP1 and MN1, respectively, to control the charging and discharging currents at the output.

And the Examiner misreads the adjustable current mirror configuration shown in FIG. 4 of Ozguc. The current mirror configuration is not configured to provide a multi-level current pulse to the gates of MP1 or MN1 to switch these devices while minimizing average power dissipation. As noted above, the current I1 generated at the output of the current mirror is not used to switch the transistors but instead is mirrored through the output transistors MP1, MN1. And further, the adjustable current mirror configuration does not output a multi-level current pulse but instead is statically programmed to set the GAIN between the currents I1' and I1. In Ozguc, it is stated that "[i]f a longer rise time and consequently, smaller Ichg is desired, I1 can be decreased by replacing the high signal at DNB with a low signal, thereby switching the DOWN cascode FET pair off" (Ozguc col. 4, lines 27-30); and "[i]f a shorter rise time and accordingly a larger Ichg, the UP cascode pair can be activated" (Ozguc col. 4, lines 41-43). But in either case, the DNB terminal OR the UP terminal is FIXED to a statically programmed level. Ozguc clearly describes that "[t]he programming of the DNB terminal can be accomplished by a variety of methods including wire bonding to a pad connected to DNB, using metal mask options or using programmable elements (e.g., fusible links, reprogrammable memory cell, etc.)" (Ozguc, col. 4, lines 32-36), all of which are fixed programming methods.

Furthermore, the currents I1 and I2 in Ozguc are not predetermined. As described in the prior amendment, Applicant's multi-level current pulse is predetermined and sufficient to switch the devices while minimizing average power dissipation. In contrast, the adjustable current sources 122 and 152 (or 222 and 252) in Ozguc do not provide a

provide a predetermined multi-level current pulse but are

PATENT

instead controlled by the CONTROL signal to control the rise and fall times of the OUT signal.

Applicant respectfully submits that claim 19 is allowable over Ozguc. Claims 20 and 24-27 are allowable as depending upon an allowable base claim. Applicant requests withdrawal of this rejection.

Further with respect to claims 25 and 26, Ozguc does not show a method including applying a first multi-level current pulse to the gate of an N-channel device to turn the N-channel device off or applying a second multi-level current pulse to the gate of the P-channel to turn it off. As described above, neither of the currents I1 or I2 in Ozguc are used to turn on or off the MP1 or MN1 transistors since separate switches are employed for this purpose.

Applicant respectfully traverses the §103(a) rejection of claims 10 and 11 as being unpatentable over Ozguc in view of Doutreloigne. As noted above, claim 9 is allowable over Ozguc and claims 10 and 11 are allowable as depending upon an allowable base claim. Doutreloigne does not overcome the deficiencies of Ozguc as noted above, so that claims 10 and 11 are allowable over Ozguc in view of Doutreloigne. Applicant requests withdrawal of this rejection.

Notwithstanding the above, claim 9 is amended solely for purposes of clarity and to remove extraneous and/or unnecessary language. In amended claim 9, the at least one predetermined multi-level current pulse is provided to the gates of the P-channel and N-channel devices and is sufficient to switch on and off the P-channel and N-channel devices. Furthermore, claim 19 is amended to change the "generating" element to

PATENT

“providing” such that the at least one predetermined multi-level current pulse is provided to the gates of the P-channel and N-channel devices sufficient to turn on and off the P-channel and N-channel devices with reduced average power dissipation. As described above, Ozguc clearly does not show or describe a current pulse as recited in claims 9 or 19 provided to the gates of a P-channel and an N-channel device sufficient to turn the devices on and off. Applicant requests approval of these amendments and withdrawal of the §102(b) rejection of claims 9, 17, 19, 20 and 24-27 as being anticipated by Ozguc.

None of the amendments made herein were related to the statutory requirements of patentability, but instead were made for purposes of clarity and to remove extraneous and/or unnecessary language. Also, none of the amendments were made for the purpose of narrowing the scope of any claim.

PATENTCONCLUSION

Applicant respectfully submits that for the reasons recited above and for various other reasons, the claims are allowable and the objections and rejections should be withdrawn. Reconsideration of the rejections and objections are respectfully requested. Should this response be considered inadequate or non-responsive for any reason, or should the Examiner have any questions, comments or suggestions that would expedite the prosecution of the present case to allowance, Applicants' undersigned representative earnestly requests a telephone conference.

Respectfully submitted,

Date: November 18, 2005

By: /Gary Stanford/
Gary R. Stanford
Reg. No. 35,689

Gary R. Stanford
Customer Number 26122